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ABSTRACT In this article, an original hybrid multilevel DC-AC converter configurations are proposed by
using single-double source unit for medium voltage applications. The proposed topologies are derived by
hybridization of single and double source units with polarity changer and cascaded with full-bridge converter
for medium and high voltage applications. Two different hybrid topologies presented and each topology
configured for both symmetric and asymmetric method. The proposed hybrid topologies compared with the
conventional cascaded H-bridge converter (CHB), and the best topologies recommended for medium voltage
applications. The comparison in terms of the number of switches, gate driver circuits, maximum blocking
voltage by switches and total peak inverse voltages of switches presented. The proposed topologies require
a small installation area and low cost. The validity of the proposed hybrid converter structures is verified
by simulation using MATLAB/Simulink and hardware results. The simulation and hardware results show a
good agreement with the theoretical approach.
INDEX TERMS Harmonics distortion, multilevel converters, hybrid converter topology, power switches,
symmetric and asymmetric inverter.
I. INTRODUCTION
Multilevel DC-AC converters are the preferred choice of a
power converter in medium voltage and high power applica-
tions. Generally, the multilevel converters generated staircase
output voltage with several D.C. source as input [1]–[3]. The
multilevel converter has numerous advantages over two-level
inverter like low output voltage total harmonic distortion
(THD), low Electromagnetic Interference (EMI), reduced
the size of L.C. filter, low dv/dt stress and overall higher
The associate editor coordinating the review of this manuscript and
approving it for publication was Ramazan Bayindir .
efficiency [4]–[8]. The three primary conventional multilevel
converters are Neutral Point Clamped (NPC), Flying Capac-
itor (F.C.) and Cascaded H-bridge (CHB) multilevel inverter.
The main advantage of Neutral Point Clamped (NPC) topol-
ogy is that it is more suitable for back to back operation
in HVDC applications. However, NPC has some drawbacks
including the following: 1) it generates output voltage equals
half of the input voltage; it requires additional circuits for
voltage balancing of DC-link capacitor, and 3) it uses high
number of power diode [9]. Flying capacitor (F.C.) [10]
converter topology produces full input voltage at the output,
but this topology uses a large number of DC-link capacitor to
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achieve a high number of output voltage levels. Furthermore,
the reliability of the converter is reduced due to the large
number of capacitors used in this design. Cascaded H-bridge
converter (CHB) [11]–[13] topology is attractive due to their
modular structure and more redundant state. This topology
consists of a series connection full-bridge two-level inverter
with isolated D.C. source, and it does not require any addi-
tional power electronic components. This topology config-
ured as symmetric and asymmetricmethods. In the symmetric
configuration, the magnitude of all the dc sources are equal
and results in a large number of power electronic switches
to obtain the high number of output voltage which is not the
case in an asymmetric configuration where the magnitude of
D.C. source can determine in geometric progression (binary
and trinary method). Therefore, it requires fewer switches
to generate a high number of voltage levels. Generally, the
conventional multilevel inverter topology always requires the
high number of switches to generate a higher number of out-
put voltage levels. As a result, the switching pulse generation
is sophisticated, the installation area is large, and the total cost
of the converter is high.
New symmetric multilevel converter, non-isolated dc
sources with bidirectional switches presented [14]. This
converter topology uses various voltage ratings of power
switches. It can be extended to n number of sources and
required n number of the various voltage rating of switches.
A new semi-cascaded inverter is proposed in [15], which
configured in both symmetric and asymmetric configuration.
However, this topology requires a large number of power
switches and its maximum blocking voltage is relatively high.
Another non-isolated dc source with bidirectional switches
presented in [16]. A large number of switches reduced in
this topology, but it requires various voltage rating of power
switches which increase the cost of the converter. Besides,
it is not a viable solution for high voltage applications due to
more voltage stress across the full-bridge switches. For utilize
this topology in high voltage applications, the full-bridge
converter cascaded with symmetric topology. However, these
topologies are not suitable for high voltage applications due
to high voltage stress of switches. Motivated by the above
discussion, and to increase efficiency and reduce the number
of switches and a variety of dc sources for high voltage
application, two-hybrid converter topologies presented in this
article.
The proposed topology has the following advantages:
• The proposed topology generates a higher number of
voltage level with fewer power switches count, which
further reduces the number of gate driver circuits, heat
sink, size and layout of the circuit.
• The voltage stress on full-bridge switches reduced.
• The proposed hybrid topology I have high modularity.
• In the asymmetric configuration, the number of isolated
dc sources reduced.
• The number of ON state switches are less, which leads
to a more reduction in power loss.
II. PROPOSED MULTILEVEL INVERTER TOPOLOGY
A new multilevel converter with a smaller number of power
switches proposed by using single and double source unit.
The series/parallel combination of switches connected with
single and double source unit. The single source unit consists
of one dc source connected with series/parallel combination
of power switches, and standing voltage of the switch is Vdc.
In double source unit, two dc sources connected along with
series/parallel switches, but the standing voltage of switches
is 2Vdc. The multilevel structure constructed with a com-
bination of both single-double source units (SDS Unit) as
shown in Fig. 1, and the 13-level output voltage and cur-
rent waveforms shown in Fig. 2. The basic unit consists of
n number of dc sources, and all these source magnitudes are
equal to generate 2n+ 1 level. The full-bridge converter used
to produce both positive and negative output voltage, and it
withstood for the sum of all the dc source magnitude values.
In Table 1, the proposed converter topology is compared with
CascadedH-Bridge (CHB)multilevel inverter. Themaximum





where n denotes the number of isolated dc source presented in
the input side. The power loss on a switch is the sum of both
FIGURE 1. Generalized structure of proposed multilevel inverter topology.
FIGURE 2. 13 level output voltage and current waveform.
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switching and conduction losses. The voltage drop across
each switch is undesirable. The losses considered while the
switch is changed from ON state to OFF state and vice versa.
The voltage drops of each switch are assumed to be VT .,





Vi − nVT (2)
III. HYBRID STRUCTURE OF PROPOSED MULTILEVEL
CONVERTER
The proposed topology uses a lower number of switches;
however, restricted for high voltage applications due to its
high voltage stress across the full-bridge converter. For utiliz-
ing the proposed topology in high voltage applications, two
new hybrid multilevel topologies presented in this section.
A. HYBRID TOPOLOGY I
In hybrid topology, I, the maximum output voltage level is
generated with a minimum number of switches. For example,
if n = 4 considered as the basic unit, then it consists of
four dc sources and eight switches with maximum possible
of the 9-level output voltage. In this topology, the magni-
tude of each dc source is equal. This proposed multilevel
topology (discussed in section-2) is hybrid with conventional
cascaded H-bridge inverter as shown in Fig. 3, in which
nU and nL represent the number of dc source presented in
the upper leg and lower leg, respectively. The corresponding
27 level output voltage and current waveforms are shown
in Fig. 4(a) and Fig. 4(b).
FIGURE 3. Generalized structure of proposed hybrid basic unit with
Cascaded H-Bridge (Hybrid Topology I).
FIGURE 4. Simulation output results of hybrid proposed topology I for
27 Level (a) Voltage waveform (b) Current waveform.
For symmetrical configurations, the magnitude of n num-
ber of dc source for both basic unit and CHB is equal, and
equations expressed as follows,(
V11 = V12





= . . . . . . = V2n
)
= Vdc (3)
For asymmetric configurations, themagnitude of basic unit
dc sources is,
V11 = V12 = V13 = V14 = Vdc (4)
The magnitude of dc sources for cascaded H-Bridge unit
are expressed as follow,
1st Unit V21 = (2nU + 1) ∗Vdc
2nd Unit V22 = V21∗3∗Vdc
3rd Unit V23 = V22∗3∗Vdc
k th Unit V2n = V2n−1∗3∗Vdc
 (5)
B. HYBRID TOPOLOGY II
The basic unit of the proposed topology is hybrid with
the full-bridge converter (Hybrid Topology II) as shown
in Fig. 5 and its corresponding simulated 21 level output volt-
age and current waveforms shown in Fig. 6(a) and Fig. 6(b).
For symmetrical configurations, the magnitude of n number
of dc source for symmetric topology and the full-bridge unit
is equal, and equations expressed as follows,
V1 = V2 = V3 = . . . . . .Vn = Vdc; V ′1 = Vdc (6)
For asymmetric configurations, the magnitude of extended
unit dc sources is as,
V1 = V2 = V3 = . . . . . . .Vn = Vdc (7)
VOLUME 8, 2020 71293
D. Almakhles et al.: Original Hybrid Multilevel DC-AC Converter Using Single-Double Source Unit
TABLE 1. Comparison of proposed topology with cascaded multilevel inverter.
FIGURE 5. Generalized structure of proposed hybrid extended
symmetrical topology full bridge (Hybrid Topology II).
The magnitude of dc sources for full-bridge unit follows,
V ′1 = 2nU + 1 (8)
where nU is the number of dc source in an extended unit
of the proposed multilevel inverter. The required number
of switches, number of levels, maximum blocking volt-
age and total standing voltage of switches presented for
both symmetric and asymmetric configurations of Hybrid
Topology I and II in Table 2 and Table 3, respectively.
IV. COMPARISON OF MULTILEVEL CONVERTERS
The hybrid topology I and conventional CHB multilevel
inverter produce very close results in terms of the number
of switches and total peak inverse voltage. The number of
switches in topology II is lower than the other two topologies,
but the total peak inverse voltage is higher in topology II as
presented in Fig. 7(a) and Fig. 7(b), respectively. For generate
maximum output voltage level with reduced dc source and
switches, the asymmetric configurations are preferable, but
they require a variety of dc source voltage value and different
voltage ratings of switches. Two different methods used to
determine the magnitude of dc sources in CHB asymmetric
FIGURE 6. Simulation output results of hybrid proposed topology II for
21 level (a) voltage waveform (b) current waveform.
configuration; those are binary (power of 2) and trinary
(power of 3) configuration. In this paper, the trinary con-
figuration is considered because it is capable of producing
a maximum output voltage level with minimum switches.
For comparisons, the graph of the number of switches
(Nswitch) versus the number of levels (NLevel), number of
blocks (NBlocks) versus the number of levels (NLevel), switch
Peak Inverse Voltage (VPIV ) versus the number of levels
(NLevel) and number of switches (Nswitch) versus switch Peak
Inverse Voltage (VPIV ) depicted in Fig. 8(a)-8(d), respec-
tively. In Table 4, the symmetric configuration of multilevel
inverter compared for maximum output voltage level against
equals the power component. In hybrid topology I, maximum
blocking voltage of switches is k th cascaded h-bridge unit
switches (2nUL + 1)x(3k-1)Vdc and basic unit full-bridge
converter blocking voltage is 4Vdc. In [17], the auxiliary cir-
cuit is hybrid with the full-bridge converter. In this topology,
the maximum blocking voltage of switches is higher than the
hybrid topology I. The proposed hybrid topology I and CHB
Trinary configuration uses the lower number of switches for
any given number of voltage levels in comparison with pro-
posed hybrid topology II. The basic unit full-bridge converter
has to withstand for a maximum of 4Vdc whereas in hybrid
71294 VOLUME 8, 2020
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TABLE 2. Power component requirements for proposed hybrid topology I.
TABLE 3. Power component requirements for proposed hybrid topology II.
FIGURE 7. Comparison of symmetric configuration of Hybrid Topology I and II with Cascaded H-Bridge multilevel
inverter (a) Graph of number of switches versus number of levels (b) Graph of number of levels versus Peak Inverse
Voltage (PIV or VPIV) of switch.
topology II is n ∗ Vdc, and thus it is restricted to high power
applications.
V. NEAREST LEVEL MODULATION SCHEME
Several high and low switching frequency modulation
techniques proposed for multilevel converters such as
multi-carrier PWM, Space Vector PWM, Selective Harmonic
Elimination Method, hybrid modulation and fundamen-
tal switching. The nearest level control modulation tech-
nique used to control proposed inverter topologies is shown
in Fig. 9. The switching sequence for topologies I and II
are given in Table 5 and VI, respectively. L1 to L12 are the
comparator output, as shown in Fig. 9, and L̄1 to L̄12 is the
NOT of the comparator output.
The switching logic equations for 27 level hybrid topol-
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FIGURE 8. Comparison of asymmetric configuration of Hybrid Topology I and II with Cascaded H-Bridge
multilevel inverter (a) Graph of number of switches versus number levels (b) graph of number of blocks versus
number levels (c) graph of PIV or VPIV of switch versus number levels (d) graph of number of switch versus PIV or
VPIV of switch.
TABLE 4. Comparison of symmetric configuration of multilevel inverter for maximum output voltage level against equal power component.
FIGURE 9. Schematic of nearest level control modulation technique to control proposed inverter.
The switching logic equations for 21 level hybrid topol-
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TABLE 5. Switching sequence for proposed 27 level hybrid topology I.
TABLE 6. Switching sequence for proposed 21 level hybrid topology II.






H ′4 = L7 (24)
For the negative half cycle, the same logic function with
the corresponding comparator signal given. This modula-
tion technique operates under the fundamental switching fre-
quency method. The fundamental switching method has low
switching losses compared to other modulation strategies.
The THD is another important measuring factor in the multi-
level converter, which calculates the percentage of harmonic
content present in the output waveform.
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TABLE 7. Comparison of the asymmetric configuration for equal number
of level against number of power switches.
where Vorms and Vof denote the magnitude of rms value and
fundamental output voltage waveform, respectively. The Vrms
and Vof calculated with the help of switching angles. The






i = 1, 2, 3 . . .NLevel (26)
The THD of the output voltage waveform depends on the
number of levels and switching angles, which is not the case
of current waveform because the inductive load acts as a low
pass filter and brings to sinusoidal shape. The Vout of the
proposed topology represented as,
Vout = (NLevel − 1) /2∗Vdc∗ ± (cos ωt) (27)
VI. EXPERIMENTAL RESULTS
For analyze the operation of proposed topologies, the exper-
imental test has conducted and results discussed. The near-
est level control technique used to generate the appropriate
gate pulses for the switches. For verify the performance of
the proposed multilevel converter, an experimental prototype
based on the primary unit configuration is developed for a
resistive-inductive load of R = 65  and L = 40 mH.
Moreover, the conventional nearest-voltage level modulation
technique, presented in [17], is embedded in the FPGA Spar-
tan XE3S250E controller (that generates the trigger pulses
to the appropriate switches) with a fundamental frequency
of 50 Hz.
A. HYBRID TOPOLOGY I (ASYMMETRIC CONFIGURATION)
The 27-level hybrid topology I multilevel converter is simu-
lated using MATLAB/Simulink and SimPower Systems tool-
box for the proposed topologies. Topology I, asymmetric
FIGURE 10. Experimental circuit and result of Hybrid Topology I (a) Power
circuit of 27 level Hybrid Topology I (b) Output voltage waveform
(c) Output current waveform.
configuration showed in Fig. 10(a), the magnitude of dc
sources of basic unit is V11 = V12 = V13 = V14 =
4 V and the full-bridge converter voltage V21 = 36 V for
the resistive-inductive load value of 50  and 60 mH. The
hardware experimental output voltage and current waveform
showed in Fig. 10(b) and Fig. 10(c), respectively. In hybrid
topology, I, the maximum blocking voltage of the lower is
36 V, and upper leg is 16 V, the total peak inverse voltage
is 232 V whereas in CHB trinary configuration uses 208 V,
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FIGURE 11. Experimental Result of Hybrid Topology II (a) Power Circuit
of 21 level Hybrid Topology II (b) Output voltage waveform (c) Output
current waveform.
in case of topology [16]–[19] uses a higher number of block-
ing voltages.
B. HYBRID TOPOLOGY II (ASYMMETRIC
CONFIGURATION)
The hybrid topology II asymmetric configuration is shown
in Fig. 11(a). The magnitude of dc sources of basic unit is
V11 = V12 = V13 = 8 V and the full-bridge converter voltage
V21 = 56 V for the resistive-inductive load value of 30 
and 45 mH. This topology is more suitable for the reduction
FIGURE 12. Plot of power Loss and efficiency.
of a variety of dc source because it uses two varieties of dc
source for m-levels and the total peak inverse voltage is close
to topology I and CHB. The hardware experimental output
voltage and current waveforms are shown in Fig. 11(b) and
Fig. 11(c). The maximum blocking voltage of upper leg full
bridge converter is 24 V and lower leg is 56 V and total peak
inverse voltage is 352 V.
Table 5 describes the equal number of levels produces
by the various topologies with the different switch count.
It is once again proved that the proposed topology I and
CHB produces the same number of voltage level, whereas
topology II and [16]–[19] uses a large number of switches.
The maximum blocking voltage of all the topologies is the
same; but, the total peak inverse voltage is higher in [16]–[19]
due to various rating of bidirectional switches used. The plots
of power loss and efficiency of the proposed topology given
in Fig. 12, which shows that the proposed hybrid topology I
have higher efficiency compared with topology II.
VII. CONCLUSION
In this article, a new single/double source unit-based hybrid
multilevel converter topologies proposed for medium appli-
cations. The proposed multilevel converter uses a minimum
number of power switches. The comparison of hybrids pro-
posed symmetric and asymmetric topologies presented in
terms of the number of switches, the number of gate driver
circuits and total peak inverse voltage. These factors reduce
the size of the circuit, installation area and total cost of
the converter. In the symmetric configuration, the proposed
hybrid topologies are superior to the conventional topology,
but in case of asymmetric configuration, the proposed hybrid
topology I and CHB use an equal number of switches for
same output voltage level.
The proposed basic multilevel inverter and hybrid topol-
ogy II are not suitable for high voltage applications due
to restriction of maximum voltage stress on the full-bridge
converter, and these topologies are suitable for medium
voltage application like 2.0 kV -to- 6.0 kV grid-connected
photovoltaic system. The proposed hybrid Topology I is
suggested for high voltage applications because it is closer
VOLUME 8, 2020 71299
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to conventional CHB with increased stepped output voltage
level as compared to conventional CHB topology.
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